


Techniques for Practical ORAM and ORAM in Hardware

Ling Ren

Joint work with



Chris Fletcher, Albert Kwon, Marten van Dijk and Srinivas Devadas

- If $|y| = |y'|$, $\text{ORAM}(y)$ and $\text{ORAM}(y')$ indistinguishable
- Applications
 - Encrypted computation using secure processor This talk
 - Remote oblivious storage Chris' talk
 - Secure RAM computation Daniel's talk



- **Introduction to tree-based ORAMs**
- **Optimizing recursive ORAM**
- **Ring ORAM**
- **Hardware ORAM**


- Efficient and simple
- External DRAM structured as a binary tree



- **Position Map:** map each block to a random path
- **Invariant:** if a block is mapped to a path, it must be on that path or in the stash
- **Stash:** temporarily hold some blocks

ORAM controller


Stash



Position Map

Block	Path
B0	0
B1	3
B2	3
B3	0
B4	1

DRAM



• Access Block 1

- Read all blocks on path 3
- Remap B1 to a new random path
- Write as many blocks as possible back to path 3 (keep the invariant)

ORAM controller

Stash

dummy


		(B1, 1)	(B4, 1)
--	--	---------	---------

Position Map

Block	Path
B0	0
B1	X 1
B2	3
B3	0
B4	1

DRAM

root



- Bandwidth $O(ZL) = O(Z \log N)$
- $|Stash| = O(\log N)$ for $Z \geq 4$
- Security: a random path is accessed
- Other tree-based ORAMs differ in eviction

ORAM controller

Stash


		(B1, 1)	(B4, 1)
--	--	---------	---------

Position Map


Block	Path
B0	0
B1	X 1
B2	3
B3	0
B4	1

DRAM

root





- Position map is too large
- Bandwidth after recursion $O(\log N + \log^3 N/B)$





-
- Introduction to tree-based ORAMs
 - **Optimizing recursive ORAM**
 - **Ring ORAM**
 - **Hardware ORAM**

Request for Block 0











Locality



Locality



If $|ORAM(y)| = |ORAM(y')|$?? Worth discussion $(1), \dots, Pos(k-1)$

~~If $|y| = |y'|$~~ , $ORAM(y)$ and $ORAM(y')$ indistinguishable

- **PosMap: block $\rightarrow$ random leaf ($\log N$ bits)**

- A table of random numbers

Block	Pos
0	92
1	35
2	...
...	...
N-1	...


- **Block $\rightarrow$ monotonic counter $\rightarrow$ pseudorandom leaf**

- $|counter| > \log N$

- Reduce $|counter| \rightarrow$ counter overflows

**Replacing true randomness with
pseudorandomness improves efficiency**

- Let a group of blocks share a big counter



$$PRF\downarrow K (GC \mid IC\downarrow j \mid j) \rightarrow PRF\downarrow K (GC+1 \mid 0 \mid j)$$

$$\frac{k}{2} \uparrow \beta \text{ small } \alpha/k \quad = \text{remap in an ORAM access!}$$

$$+ \beta < \log N$$


$$\alpha=64, k=32, \beta=14$$

$$k/2 \uparrow \beta = 0.2\%$$

$$\alpha/k + \beta = 16 < 26 = \log N$$

- $\overbrace{GC, IC \downarrow 0, IC \downarrow 1, \dots, IC \downarrow k-1}^{\beta \text{ bits}}$
- $\beta = \log \log N$, $k = \log N / \log \log N$, $\alpha = \theta(\log N)^\alpha$ bits
 - $k/2 \uparrow \beta = o(1)$, $\alpha/k + \beta = \log \log N < \log N$

Algorithm	Asymptotic bandwidth	$B = \theta(\log N)$
Recursive Path	$O(\log N + \log^3 N/B)$	$O(\log^2 N)$
+ Compression	$O(\log N + \log^3 N/B \log \log N)$	$O(\log^2 N / \log \log N)$




-
- Introduction to tree-based ORAMs
 - Optimizing recursive ORAM
 - **Ring ORAM**
 - **Hardware ORAM**

- Path ORAM: $8\log N$ evict to the **[random]** path being read
- Load balance between paths
- Allow less frequent evictions (1 per A accesses)


– $Z=4, A=3$

– $Z=5, A=5$

– $Z=7, A=8$




- **Goal: read only 1 block per bucket**
 - Add Y reserved dummy slots, and permute buckets
 - Block of interest or a fresh dummy
 - Re-permute if out of fresh dummies



- Eviction overhead $(Z + Z + Y) / A$ per bucket


Scheme and Parameters	Read	Eviction	Total
Path ORAM $Z = 4$	$4L$	$4L$	$8L$
Ring ORAM $Z=16, A=22, Y=28$	L	$2.8L$	$3.8L$
Ring ORAM $Z=5, A=5, Y=7$	L	$3.8L$	$4.8L$



-
- Introduction to tree-based ORAMs
 - Optimizing recursive ORAM
 - Ring ORAM
 - **Hardware ORAM**

- **Things we take for granted in ORAM algorithms**
 - **Computation is cheap (e.g. ORAM eviction, hashing)**
 - **RAM has uniform latency**

- Computation is cheap?



function PUSHBACK(l, l')

$t_1 \leftarrow (l \oplus l') \parallel 0$

$t_2 \leftarrow t_1 \& \sim t_1$

$t_3 \leftarrow t_2 - 1$

$\text{full} \leftarrow \{(\text{Occupied}[i] \stackrel{?}{=} Z) \text{ for } i = 0 \text{ to } L\}$

$t_4 \leftarrow t_3 \& \sim \text{full}$

$t_5 \leftarrow \text{reverse}(t_4)$

$t_6 \leftarrow t_5 \& \sim t_5$

$t_7 \leftarrow \text{reverse}(t_6)$

if $t_7 \stackrel{?}{=} 0$ **then**

return -1

return $\log_2(t_7)$

▷ Bitwise XOR

▷ Bitwise AND, 2C negation

▷ 2C subtraction


▷ Bitwise AND/negation

▷ Bitwise reverse

▷ Block is stuck in stash


▷ Note: t_7 must be one-hot

- **Just use hash tree?**
 - A serialization problem. Hashing becomes the bottleneck



- **Construction**



- Block $\rightarrow$ monotonic counter
- $\text{MAC}(\text{Block address} \parallel \text{counter} \parallel \text{block data})$



- **Problem: privacy under malicious server**



- Is it fixable? Bounding the leakage?

- An access to a new row is slow
- Very bad for trees
- Solution: subtree layout



- **Techniques we have implemented**
 - PLB + Unified ORAM tree
 - Load balance eviction order ($1/A$ eviction frequency)
 - Efficient stash management
 - PMMAC
 - Subtree layout
- **Techniques we have not implemented**
 - Compressed counter, permuted buckets

- Area: 6% logic, 14% memory of a mid-range FPGA
- Performance: 250 cycles (200 MHz clock) = 1.25 us



- **Recursion accounts for about 50% overhead; PLB (+ Compression) makes it almost free**
- **Ring ORAM achieves another 2x improvement**
- **Design challenges in hardware ORAM: computation, hashing, DRAM locality**

Thank you! Questions?


Backup

- **Data block size** $B \downarrow d$ $\beta = \log \log N, k = \log N / \log \log N,$
- **PosMap block size** $B \downarrow p = \alpha + k\beta = \theta(\log N)$ $\alpha = \theta(\log N)$
- **Will use $B \downarrow p$ (using $B \downarrow d$ is suboptimal)**
 - Break a data block into $\lceil B \downarrow d / B \downarrow p \rceil$ sub-blocks of size $B \downarrow p$
 - Treat them as separate blocks in backend, with position being
 - $PRF \downarrow K (GC \downarrow j \downarrow j \downarrow t)$ where t is sub-block index
- $(\lceil B \downarrow d / B \downarrow p \rceil + \log N / \log k) O(\log^2 N) 1 / B \downarrow d = O(\log N + \log^3 N / B \downarrow d \log \log N)$
 - $N \rightarrow N \lceil B \downarrow d / B \downarrow p \rceil$

- $\beta = \log \log N$, $k = \log N / \log \log N$, $\alpha = \theta(\log N)$ α bits

$\overbrace{GC, IC \downarrow 0, IC \downarrow 1, \dots, IC \downarrow k-1}^{\beta \text{ bits}}$
- $k/2 \uparrow \beta = o(1)$, $\alpha/k + \beta = \log \log N < \log N$

Algorithm	Asymptotic bandwidth
Recursive Path	$O(\log N + \log \uparrow \mathbf{3} N/B)$
+ Compression	$O(\log N + \log \uparrow \mathbf{3} N/B \log \log N)$



- **Ring ORAM also performs well in oblivious storage**
 - Online bandwidth: L blocks $\rightarrow$ 1 block
- **The XOR trick**
 - $B, d1, d2, d3, \dots$
 - $E(B), E(d1), E(d2), E(d3) \dots$
 - $E(B, r), E(d1, r1), E(d2, r2), E(d3, r3) \dots$
 - $E(B, r) \oplus E(d1, r1) \oplus E(d2, r2) \oplus E(d3, r3) \oplus \dots$
 - A property not present in previous tree-based ORAMs

Block size
= 512 bits

Platform	
FPGA	
ASIC	

DRAM bandwidth
100Gbits / second

AES/SHA BW
128 bits / cycle

